We have studied the electrical degradation of InAlAs/InGaAs Metamorphic HEMTs. The main effect of the application of a bias for an extended period of time is a severe increase in the drain resistance, RD, of the device. We have identified two different degradation modes: a reduction in the sheet-electron concentration of the extrinsic drain and an increase of the drain contact resistance. Both mechanisms are found to be directly related to impact-ionization. The metamorphic nature of the substrate does not seem to play a role in the observed degradation.
Introduction
InAlAdInGaAs metamorphic HEMTs hold great promise for 40 Gb/s photonics applications. A major reliability concern in these devices is the electrical degradation that occurs when the device is electrically stressed for a long time even at operating bias conditions. The main reported effect is an increase in the drain resistance RD [1, 2] . Several other device parameters, such as the threshold voltage, VT, [3] and the source resistance, Rs, [4] have also been reported to degrade during bias stress. The RD degradation has also been found to be related to impact-ionization [5] , but the detailed degradation mechanism remains largely unknown. In metamorphic HEMTs, there is the additional concern of degradation associated with crystalline defects that might have propagated through the buffer.
In this work, we have investigated the electrical reliability of metamorphic HEMTs, by performing extensive degradation experiments on both HEMTs and TLMs. In these experiments we have measured the time evolution of a wide array of device parameters during bias stress degradation. By developing a physically meaningful degradation scheme, we have f m e d up the connection between RD degradation and impact-ionization. We have also identified two separate degradation mechanisms that take place in the extrinsic drain side of the device. In our work, we have not'seen a direct connection between the metamorphic nature of the substrate and the electrical degradation of the devices.
Experimental results

A. HEMTs
InAlAs/InGaAs metamorphic HEMTs with a 0.12 pm gate length were stressed at room temperature. In order to investigate the connection between RD degradation and impact-ionization, we developed a stressing scheme that keeps the impact-ionization rate constant. This was accomplished by holding constant the sum of the intrinsic drain-to-gate voltage plus the threshold voltage, VDG,,+VT and either the drain current, ID, or the gate voltage overdrive, VGS-VT (both approaches yielded the same results). In this stressing scheme we continuously keep track of changes in VT and RD and adjusts the bias voltages in real time accordingly.
During these stress tests, the devices were hlly characterized at regular intervals. Fig. 1 shows typical degradation in the I-V characteristics.
Most figures of merit associated with the drain side of the device were found to degrade under bias stress, while the intrinsic portion did not degrade as much, and the source side was almost unaffected (Fig. 2) . In particular, RD was observed to increase significantly.
Conditions that yield a higher impact-ionization rate were found to cause a faster and more significant degradation of RD. In FET's, impact-ionization is mainly controlled by ID . In our experiments we find that RD degradation depends strongly on these biasing parameters (Figs. 3 and 4) .
As further unmistakable evidence of the connection between RD degradation and impact ionization, the degradation rate of RD was observed to exhibit a classic exponential dependence on I/(VDG~+VT), characteristic of impact-ionization (Fig. 5) Other device figures of merit associated with the drain side of the device were also found to degrade during electrical stressing. In particular, we observed a significant increase in the off-state breakdown voltage of the device, B V D G~~~, that was directly correlated to that of RD (Fig. 6) . The only common parameter of these two figures of merit is n,, the sheet carrier concentration [7] . Hence our experiments suggest that n, at the drain side is decreasing during degradation. Furthermore, c d g was found to drop as RD degrades (Fig. 7) . This suggests that the semiconductor surface near the gate edge is affected in a severe way.
In order to increase the productivity of the electrical stress experiments, we developed a step stress scheme in which the degradation voltage was increased at regular intervals (Figs. 7  and 8 ). This approach revealed that there are two different degradation mechanisms at play (Fig. 8) . For low voltages, when VDG~+VT is below 2.6 V, there is a soft degradation in RD that tends to saturate. At high voltages, a second, sudden and very rapid degradation Of RD is observed.
B. TLMs
In order to understand the physical origin of RD degradation, we studied simpler TLM structures that have the same device layer structure as the HEMTs, but in which the cap has not been recessed. These measurements were performed at a lower temperature, as the lower amount of impact-ionization, enables a more precise measurement of the TLM saturation current, I,,, without degrading the device.
Bias stress in the TLMs caused both the low-voltage resistance, R, (Fig. 9 ) and the saturation current, Isat, (Fig. 10 ) to degrade. These measurements also revealed two different degradation mechanisms. At lower bias, when V, , , , is below 4.5 V (for the 12 pm gap separation of Figs. 9 and lo), both R and Isat degraded in a similar way over a similar voltage range. At high bias, only R degraded, while Isat remained unaffected.
If we plot the onset voltages of these two degradation mechanisms as a function of the TLM length (Fig. II) , we find that there is a critical voltage for degradation, regardless of TLM length. When the impact of contact resistance is subtracted, this critical voltage is found to be about 1.1 V. This value is close to the impact ionization threshold for InGaAs [8] .
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). This suggests that Rc increases because n, drops. This is Discussion consistent with ohmic contact theory [ 111. At higher voltages,
All experimental results in this work are consistent with & increases while n, does not change. This suggests that the previous research in InP HEMTs [9] . Nothing in our second degradation mechanism affects the drain ohmic experiments suggests that the metamorphic substrate might . contact directly. Consistent with these observations, bias play a role in the degradation. There are two possible : r reversal after degradation did not produce significant new For low voltages, we found that both n, and RC degrade. In fact we observe a "universal" relationship between the degradation of n, and that of Rc for all gaps in a TLM ( degradation at low voltages, while it produced further degradation at higher voltages.
The detailed physical mechanisms behind the degradation of n, at low voltages and Rc at high voltages are not known.
Several alternatives seem possible: hot-hole or hot-electron trapping at the surface [ 121, recombination-induced surface chemical reactions and a resulting surface potential modification, recombination-induced defect growth in the heterostructure, among others. It is significant that TLM degradation is observed even with the cap present. This suggests that an exposed InAlAs barrier layer near the gate is not essential for electrical degradation, as is commonly believed [9] . The correlation between c d g and RD degradation in the HEMT further suggests that degradation takes place above the channel if not at the surface itself and that the metamorphic buffer is not involved.
Conclusions
In conclusion, we have found that metamorphic InAlAs/lnGaAs TLMs and HEMTs exlubit two different electrical degradation modes: one reduces the sheet carrier concentration on the drain side of the device, the second one degrades the drain ohmic contact. Both are directly related to impact-ionization. The metamorphic substrate does not seem to play a role in the degradation.
